0566badcef
Disabling an ISR on ARM has 3 instructions of latency. A Memory barrier is REQUIRED to ensure proper and predictable disabling. Memory barriers are expensive, so avoid disabling if already disabled (See https://mcuoneclipse.com/2015/10/16/nvic-disabling-interrupts-on-arm-cortex-m-and-the-need-for-a-memory-barrier-instruction/) |
||
---|---|---|
.. | ||
endstop_interrupts.h | ||
fastio_Teensy.h | ||
HAL.cpp | ||
HAL.h | ||
HAL_Servo_Teensy.cpp | ||
HAL_Servo_Teensy.h | ||
HAL_spi_Teensy.cpp | ||
HAL_timers_Teensy.cpp | ||
HAL_timers_Teensy.h | ||
persistent_store_impl.cpp | ||
pinsDebug.h | ||
SanityCheck.h | ||
spi_pins.h | ||
watchdog_Teensy.cpp | ||
watchdog_Teensy.h |